So, here is the inevitable question. Since the temperatures on the p4 can totally be abandoned. Why would anyone test a cascade on a p4 setup. AND if the testbench using a diesim w/out IHS cant replicate a IHS which is the new environment, how can anyone test the cascade? The overclock would vary with each mobo, northbridge, memory etc....
How do we know the cascade is suitable for use with an IHS as a blanket statement? How can we tell ANY block is good for an IHS as any kind of statement?
Thats quite a quandry there. So, without this accurate testing, how was anyone able to come up with "2C under the white water" as a statement? Was that just on an AMD tbird?
__________________
-winewood-
|